		•					Shee	t 1 o				
U.S. Depar	tment of	Commerce, Patent	and Trademark	Atty. Docket No.			Application No.					
	ATION D	DISCLOSURE STA	TEMENT BY	SNDK.272US0			10/002,696					
OLDE!		APPLICANT		Applicants			Conf. No.					
mg 2 6 2004 (Use several sheets if necessary)				Eliyahou Harari et al.			4652					
(Form PTO-1449)				Filing Date October 31, 2001			Art Group 2814					
												U.S. P
Examiner Inj <del>ii</del> al		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate					
1	1	6,670,240 B2	12/30/03	Ogura et al.								
1A	2	6,413,821 B1	7/2/02	Ebina et al.								
JAP .	3	6,388,293 B1	5/14/02	Ogura et al.			·					
M	4	6,399,441 B1	6/4/02	Ogura et al.								
1//3	5	6,177,318 B1	1/23/01	Ogura et al.								
1/1	6	6,418,062 B1	7/9/02	Hayashi et al.								
1/B	7	6,459,622 B1	10/1/02	Ogura et al.								
1/2	8	6,477,088 B2	11/5/02	Ogura et al.								
7//	9	6,636,438 B2	10/21/03	Ogura et al.								
14.	<del></del>	J	J.S. Published Pa	itent Application Docu	ments		<u> </u>	····				
Examiner Initial		Document Number	Date	Name `	Class	Subclass	Filing Date If Appropriate					
•												
		•										
		.1	Foreign	Patent Documents								
							Translatio					
		Document	Date	Country	Class	Subclass	Yes	N				
1/2	10	11224940	8/17/99	Japan			Abstract	Х				
	•	OTHER AR	T (Including Au	ıthor, Title, Date, Perti	inent Pages, I	Etc.)						
J	11	S. Ogura et al., "Low Voltage, Low Current, High Speed Program Step Split Gate Cell With Ballistic Direct Injection for EEPROM/Flash", 1998, IEDM Technical Digest, 36.5, pp. 987-990.										
4	12	F.I. Hampton et al., "Space Charge Distribution Limitation on Scale Down of MNOS Memory Devices", 1979, IEDM Technical Digest, pp. 374-377.										
W.	13		MONOS) Structu	ige Alterable EEPROM res", IEEE Transactions								
	1/1		Date Considere	ed 2/17/05								
Examiner //												

							01100	* & OI Z					
U.S. Depart	ment of	Commerce, Patent	and Trademark	Atty. Docket No.	Application No.								
INFORMA	TION I	DISCLOSURE STA	TEMENT BY	SNDK.272US0			10/002,696						
100		APPLICANT		Applicants	Conf. No.								
\(\begin{align*} \begin{align*} \(\begin{align*} \(\begin{align*} \begin{align*} \(\begin{align*} \begin{align*} \(\begin{align*} \begin{align*} \begin{align*} \(\begin{align*} \begin{align*} \b	$\alpha$	eral sheets if necess	ary)	Eliyahou Harari et al	Eliyahou Harari et al.								
DCT 2 8 200	\$ °2 \ (F	Form PTO-1449)		Filing Date	Art Group								
				October 31, 2001	2814								
*Examiner	7		U.S. P	atent Documents									
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing D If Approp						
	14	6,709,922 B2	3/23/04	Ebina et al.									
	15	6,735,118 B2	5/11/04	Ogura et al.									
196	16	6,531,350 B2	3/11/03	Satoh et al.									
	17	6,255,166 B1	7/3/01	Ogura et al.									
11/1/2	18	6,549,463 B2	4/15/03	Ogura et al.									
MA	19	6,531,732 B2	3/11/03.	Sugita et al.									
	20	5,946,231	8/31/99	Endoh et al.		-							
1						•							
		U	.S. Published Pa	tent Application Docum	nents								
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate						
							,						
					•								
			Foreign	Patent Documents									
		Translation											
		Document	Date	Country	Class	Subclass	Yes	No					
		OTHER AR	T (Including Au	thor, Title, Date, Pertir	ient Pages, I	Etc.)							
· M	Y. Tarui et al., "Electrically Reprogrammable Nonvolatile Semiconductor Memory", IEEE Journal of Solid State Circuits, Vol, SC-7, No. 5, October 1972, pp. 369-375.												
	22	Boaz Eitan et al., "Can NROM, a 2 Bit, Trapping Storage NMV Cell, Give a Real Challenge to Floating Gate Cells?", Extended Abstracts, 1999 Conference on Solid State Devices and Materials, Tokyo, 1999, pp. 522-524.											
	71					·							
Examiner	mg (	'W/	Date Considere	ed 2/19/05	·····								
*EXAMINER:	Initial			ot citation is in conforma		EP 609; Draw	line through						

citation if not in conformance and not considered. Include copy of this form with your communication to applicant.